Skip to main content
Back to QCR News
News
October 31, 2026Mohamed Abdel-Kareem

Quantinuum Chief Scientist Argues Physical Fidelity Trumps Gate Speed in Fault-Tolerant Scaling Race

Quantinuum's Chief Scientist, Harry Buhrman, argues that high physical fidelity in quantum gates is more critical than raw gate speed for achieving…

Quantinuum Chief Scientist Argues Physical Fidelity Trumps Gate Speed in Fault-Tolerant Scaling Race

In a technical essay titled Fidelity First in the Quantum Race, Quantinuum Chief Scientist Harry Buhrman challenges the quantum industry's emphasis on nanosecond-scale physical gate speeds, arguing that high physical fidelity is the primary parameter governing practical time to solution. Positioning Quantinuum’s 98-qubit trapped-ion architecture against superconducting platforms, Buhrman asserts that raw gate speed without sub-threshold operation simply generates computational faults faster. In contrast, higher physical fidelity drastically cuts the physical qubit overhead, code distances, and space-time volume required for quantum error correction (QEC)—building directly on findings detailed in QCR's coverage of Quantinuum’s 99.9995% logical memory fidelity on Helios.

Quantinuum Architectural Metrics and Performance Benchmarks

System Dimension

Reported Metric / Platform

Architectural Significance

Physical Gate Fidelity

99.9975% 1Q / 99.921% 2Q (Helios, 98 Qubits)

Pushes physical operations far below the fault-tolerance threshold on all-to-all connected ions.

Color-Code Scaling

Λ = 12 error suppression per Δd = 2

Achieves a 5.0 × 10−6 logical failure rate per cycle on distance-7 codes (arXiv:2610.24077).

QUOPS Reach Metric

Superior circuit "Reach" vs. Google Willow & IBM Boston

Successfully completes larger unmitigated circuits before accumulating unrecoverable phase or bit errors.

Error-Mitigation Penalty

Up to 1,000× effective slowdown on QPUs

Highlights the exponential sampling overhead incurred when noisy superconducting chips rely on classical mitigation.

The essay frames the divergence between trapped-ion and superconducting roadmaps through the Quantum Universal Operations Performance System (QUOPS) benchmark, which pairs computational "reach" (circuit volume executed reliably) with effective wall-clock operational speed. Buhrman argues that while superconducting systems achieve higher operations per second on small, localized circuits, extending them to utility-scale algorithms requires error-mitigation protocols that compound sampling runs, making effective execution thousands of times slower. Conversely, operating trapped-ion systems with low physical error rates enables exponential logical error suppression under 2D color codes, minimizing the space-time volume required for fault-tolerant algorithms like FeMoco ground-state modeling or RSA factorization.

However, prioritizing fidelity over raw gate duration leaves trapped-ion hardware with distinct engineering bottlenecks. Physical gate times in shuttled trapped-ion lattices (typically measured in tens to hundreds of microseconds) remain orders of magnitude slower than superconducting circuits (operating in nanoseconds). To make its planned fault-tolerant Apollo system commercially competitive by 2029, Quantinuum must accelerate ion shuttling velocities, laser-cooling cycle durations, and real-time streaming syndrome decoding without inducing vibrational heating that erodes its physical fidelity baseline.

The full perspective is available on the Quantinuum Technical Blog here, with underlying error-correction data accessible via arXiv here.

October 30, 2026

Related Intelligence

Quantinuum Chief Scientist Argues Physical Fidelity Trumps Gate Speed in Fault-Tolerant Scaling Race | Quantum Computing Report