QTREX Quantum Fabricates Cryogenic Chip Carrier via Single-Build Additive Process

QTREX Quantum Ltd. (Nasdaq: QTEX) has fabricated a cryogenic chip carrier utilizing its proprietary single-build Additively Manufactured Electronics (AME) process. Built using a design supplied by a major U.S.-based technology firm developing full-stack quantum hardware, the milestone transitions the company's operational footprint from signal transport wiring into the processor-interface layer of the quantum hardware stack. By printing carrier-level functional components that frame the core processing unit, the company aims to offer localized signal fan-out paths capable of managing dense routing interfaces within highly constrained cryogenic environments.
The physical architecture utilizes a specialized Kapton-class polyimide substrate material specifically adapted to maintain structural and electrical stability under extreme low-temperature thresholds. Rather than assembling disparate structural frames, insulating layers, and metallic interfaces through discrete physical connectors and manual routing lines, the automated single-build printing sequence deposits conductive pathways, internal shielding arrays, and direct dielectric transitions as a unified, monolithic unit. This layer-by-layer material integration eliminates traditional connectorized transitions along the signal pathway, a configuration intended to minimize mechanical failure nodes and preserve signal integrity across high-channel-count environments.
The deployment of a unified processor-interface architecture addresses the spatial constraints that emerge as superconducting quantum processors scale up their operational input/output (I/O) lines. Because the multi-material AME deposition process supports custom three-dimensional layout geometries, engineers can print complex shielding structures directly around tight-pitch trace bundles to mitigate internal electromagnetic cross-talk. Following the validation of this multi-material fabrication milestone, QTREX plans to transition into customer-specific production phases, tailoring carrier shapes, thermal grounding profiles, and routing configurations to match the individual processor architectures of global hardware clients.
The official corporate release outlining the chip carrier technical specs can be reviewed directly via the QTREX Investors Index here.
June 18, 2026
Related Intelligence

Test of USydney article with HTML.

LUMI AI Factory Selects IQM’s Halocene Roadmap for Europe’s First Superconducting Logical Qubit System
September 11, 2026

Infleqtion and Cisco Partner to Advance Distributed Neutral-Atom Quantum Networking Architectures
September 11, 2026

Altera and Riverlane Partner on QEC Interfaces for Agilex FPGAs Following Post-Quantum Security Rollout
September 11, 2026

Chalmers Researchers Accelerate Bosonic Quantum Operations by 1,000x Using Quantum Lattice Gates
September 11, 2026

BWT Alpine Formula One Team and SEALSQ Expand Quantum Partnership into Multiphysics Simulation
September 11, 2026